View MGA-86563_142325.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

0.5 - 6 GHz Low Noise GaAs MMIC Amplifier Technical Data
MGA-86563
Features
* Ultra-Miniature Package * Internally Biased, Single +5 V Supply (14 mA) * 1.6 dB Noise Figure at 2.4 GHz * 21.8 dB Gain at 2.4 GHz * +3.1 dBm P1dB at 2.4 GHz
Surface Mount Package SOT-363 (SC-70)
Description
Agilent's MGA-86563 is an economical, easy-to-use GaAs MMIC amplifier that offers low noise figure and excellent gain for applications from 0.5 to 6 GHz. Packaged in an ultra-miniature SOT-363 package, it requires half the board space of the SOT-143. The MGA-86563 may be used without impedance matching as a high performance 2 dB NF gain block. Alternatively, with the addition of a simple shunt-series inductor at the input, the device noise figure can be reduced to 1.6 dB at 2.4 GHz. For 1.5 GHz applications and above, the output is well matched to 50 . Below 1.5 GHz, gain can be increased by using conjugate matching. The circuit uses state-of-the-art PHEMT technology with selfbiasing current sources, a sourcefollower interstage, resistive feedback, and on-chip impedance matching networks. A patented, on-chip active bias circuit allows operation from a single +5 V power supply. Current consumption is only 14 mA, making this part suitable for battery powered applications.
Applications
* LNA or Gain Stage for ISM, PCS, MMDS, GPS, TVRO, and Other C band Applications
Pin Connections and Package Marking
INPUT GND GND 1 6 GND GND OUTPUT and Vd
86
2 3
5 4
Note: Package marking provides orientation and identification.
Equivalent Circuit
RF INPUT 1 4 RF OUTPUT AND Vd
GROUND
2, 3, 5, 6
2
MGA-86563 Absolute Maximum Ratings
Symbol Vd Vin Pin Tch TSTG Parameter Device Voltage, RF Output to Ground RF Input Voltage to Ground CW RF Input Power Channel Temperature Storage Temperature Units V V dBm C C Absolute Maximum[1] 9 +0.5 -1.0 +13 150 -65 to 150 Thermal Resistance[2]: ch-c = 160C/W
Notes: 1. Operation of this device above any one of these limits may cause permanent damage. 2. TC = 25C (TC is defined to be the temperature at the package pins where contact is made to the circuit board).
Electrical Specifications, TC = 25C, ZO = 50 unless noted, Vd = 5 V
Symbol Gtest NFtest NFO Parameters and Test Conditions Gain in Test Circuit [1] Circuit [1] f = 2.0 GHz f = 2.0 GHz f = 0.9 GHz f = 2.0 GHz f = 2.4 GHz f = 4.0 GHz f = 6.0 GHz f = 0.9 GHz f = 2.0 GHz f = 2.4 GHz f = 4.0 GHz f = 6.0 GHz f = 0.9 GHz f = 2.0 GHz f = 2.4 GHz f = 4.0 GHz f = 6.0 GHz f = 2.4 GHz f = 2.4 GHz f = 2.4 GHz mA dB Noise Figure in Test Units Min. 17 Typ. 20 1.8 2.0 1.5 1.6 1.7 2.0 20.8 22.7 22.5 18.0 13.7 3.6 4.1 4.2 4.3 3.3 +15 2.3:1 1.7:1 14 2.3 Max.
Optimum Noise Figure (Tuned for lowest noise figure)
GA
Associated Gain at NFO (Tuned for lowest noise figure)
dB
P1 dB
Output Power at 1 dB Gain Compression (50 Performance)
dBm
IP3 VSWR in VSWR out Id
Third Order Intercept Point Input VSWR Output VSWR Device Current
dBm
Note: 1. Guaranteed specifications are 100% tested in the circuit in Figure 10 in the Applications Information section.
3
MGA-86563 Typical Performance, TC = 25C, Vd = 5 V
5 30 25 20 15 10 5 0 0 1 2 3 4 5 6 FREQUENCY (GHz) -40 +25 +85
10
ASSOCIATED GAIN (dB)
4
8
P 1 dB (dBm)
NOISE FIGURE (dB)
3 +85 2 +25 -40 1
6 -40 +25 +50
4
2 +85
0
0
1
2
3
4
5
6
0
0
1
2
3
4
5
6
FREQUENCY (GHz)
FREQUENCY (GHz)
Figure 1. Minimum Noise Figure (Optimum Tuning) vs. Frequency and Temperature.
5
Figure 2. Associated Gain (Optimum Tuning) vs. Frequency and Temperature.
30 25 20 15 10 5 0 5.5 V 5.0 V 4.5 V
Figure 3. Output Power for 1 dB Gain Compression (into 50 ) vs. Frequency and Temperature.
10
ASSOCIATED GAIN (dB)
4
NOISE FIGURE (dB)
8
P 1 dB (dBm)
3 5.5 V 5.0 V 4.5 V
6 7.0 V 5.5 V 5.0 V 4.5 V
2
4
1
2
0
0 0 1 2 3 4 5 6 FREQUENCY (GHz)
0
1
2
3
4
5
6
0
1
2
3
4
5
6
FREQUENCY (GHz)
FREQUENCY (GHz)
Figure 4. Minimum Noise Figure (Optimum Tuning) vs. Frequency and Voltage.
Figure 5. Associated Gain (Optimum Tuning) vs. Frequency and Voltage.
Figure 6. Output Power for 1 dB Gain Compression (into 50 ) vs. Frequency and Voltage.
4.0 3.5
NOISE FIGURE (dB)
4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 NF 50 NFopt GA 50
32
16 14 -40 +25 +50 +85
24
ASSOCIATED GAIN (dB)
12 CURRENT (mA) 10 8 6 4 2
VSWR (n:1)
3.0 INPUT 2.5 2.0 OUTPUT 1.5 1.0
16
8
0
1
2
3
4
5
6
0
0
2
4
6
8
10
0 12
0
0
1
2
3
4
5
6
7
FREQUENCY (GHz)
FREQUENCY (GHz)
VOLTAGE (V)
Figure 7. Input and Output VSWR (into 50 ) vs. Frequency.
Figure 8. 50 Noise Figure and Associated Gain vs. Frequency.
Figure 9. Device Current vs. Voltage.
4
MGA-86563 Typical Scattering Parameters [1], TC = 25C, Z O = 50 , Vd = 5 V
Freq. GHz 0.1 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 7.5 8.0 Mag. 0.84 0.57 0.55 0.53 0.47 0.38 0.26 0.14 0.04 0.04 0.07 0.09 0.11 0.12 0.13 0.15 0.17 S11 Ang. -17 -29 -41 -57 -73 -89 -104 -115 -106 -6 2 -4 -17 -28 -36 -44 -53 dB 3.1 14.7 18.9 20.8 21.7 21.8 21.3 20.2 18.8 17.4 16.1 14.9 13.9 12.9 12.0 11.1 10.4 S21 Mag. 1.42 5.41 8.77 10.97 12.14 12.33 11.61 10.23 8.75 7.44 6.41 5.57 4.93 4.40 3.96 3.58 3.30 Ang. 76 41 4 -29 -62 -94 -125 -152 -177 162 143 126 110 94 79 65 51 dB -39.8 -44.3 -51.2 -52.1 -45.2 -40.7 -37.4 -34.4 -32.6 -30.9 -29.6 -28.1 -26.0 -24.9 -23.8 -22.6 -22.6 S12 Mag. 0.010 0.006 0.003 0.002 0.005 0.009 0.014 0.018 0.023 0.027 0.032 0.038 0.044 0.050 0.057 0.065 0.074 S22 Ang. 15 -23 -2 70 96 102 100 97 92 88 83 78 72 65 59 53 44 Mag. 0.85 0.59 0.46 0.38 0.32 0.24 0.16 0.09 0.03 0.03 0.05 0.06 0.08 0.08 0.09 0.11 0.13 Ang. -15 -39 -53 -66 -78 -89 -99 -102 -82 1 20 19 14 4 -3 -12 -21 K Factor 3.27 6.77 10.49 14.23 5.94 3.78 2.92 2.75 2.58 2.58 2.53 2.45 2.38 2.35 2.29 2.21 2.10
MGA-86563 Typical Noise Parameters [1],
TC = 25C, ZO = 50 , Vd = 5 V Frequency (GHz) 5 1.0 1.5 2.0 2.5 3.0 4.0 5.0 6.0 NFo (dB) 2.8 1.8 1.5 1.5 1.6 1.6 1.7 1.9 2.1 opt Mag. 0.61 0.56 0.50 0.45 0.41 0.38 0.32 0.24 0.15 Ang. 4 24 33 40 50 57 73 98 131 RN/50 1.16 0.47 0.34 0.38 0.33 0.30 0.28 0.27 0.24
Note: 1. Reference plane per Figure 11 in Applications Information section.
5
MGA-86563 Applications Information
Introduction The MGA-86563 is a high gain, low noise RF amplifier for use in wireless RF applications within the 0.5 to 6 GHz frequency range. The MGA-86563 is a three-stage, GaAs Microwave Monolithic Integrated Circuit (MMIC) amplifier that uses internal feedback to provide wideband gain and impedance matching. A patented, active bias circuit makes use of current sources to "re-use" the drain current in all three stages of gain, thus minimizing the required supply current and decreasing sensitivity to variations in power supply voltage. Test Circuit The circuit shown in Figure 10 is used for 100% RF testing of Noise Figure and Gain. The input of this circuit is fixed tuned for a conjugate power match (maximum power transfer, or, minimum Input VSWR) at 2 GHz. Tests in this circuit are used to guarantee the NFtest and Gtest parameters shown in the Electrical Specifications Table. The 3.3 nH inductor, L1 (Coilcraft, Cary, IL or equivalent) in series with the input of the amplifier matches the input to 50 at 2 GHz.
w = 15 I = 1000 BOARD MATERIAL = 1/16" FR-4 L1 3.3 nH RF INPUT w = 110 (50 ) w = 110 I = 110 C1 RFC (28 nH) w = 110 (50 )
The parameter test circuit uses a high impedance RF choke to apply Vd to the MMIC while isolating the power supply from the RF Output of the amplifier. Phase Reference Planes The positions of the reference planes used to measure SParameters and to specify opt for the Noise Parameters are shown in Figure 11. As seen in the illustration, the reference planes are located at the extremities of the package leads. Biasing The MGA-86563 is a voltagebiased device and operates from a single +5 volt power supply. With a typical current drain of only 14 mA, the MGA-86563 is suitable for use in battery powered applications. RF performance is very stable over a wide variation of power supply voltage.
Since DC bias is applied to the MGA-86563 through the RF Output pin, some method of isolating the RF from the DC must be provided. An RF choke or length of high impedance transmission line is typically used for this purpose. SOT-363 PCB Layout A PCB pad layout for the miniature SOT-363 (SC-70) package used by the MGA-86563 is shown in Figure 12 (dimensions are in inches). This layout provides ample allowance for package placement by automated assembly equipment without adding parasitics that could impair the high frequency RF performance of the MGA-86563. The layout is shown with a nominal SOT-363 package footprint superimposed on the PCB pads.
0.026
REFERENCE PLANES
0.075
TEST CIRCUIT
0.035
0.016
Figure 11. Reference Planes. Figure 12. PCB Pad Layout (dimensions in inches).
Vd
RF OUTPUT
Figure 10. Test Circuit for 2 GHz.
6
RF Layout The RF layout in Figure 13 is suggested as a starting point for amplifier designs using the MGA86563 MMIC. Adequate grounding is needed to obtain maximum performance and to obviate potential instability. All four ground pins of the MMIC should be connected to RF ground by using plated through holes (vias) near the package terminals. It is recommended that the PCB pads for the ground pins NOT be connected together underneath the body of the package. PCB traces hidden under the package cannot be adequately inspected for SMT solder quality. PCB Material FR-4 or G-10 printed circuit board material is a good choice for most low cost wireless applications. Typical board thickness is 0.020 or 0.031 inches. The width of 50 microstriplines in PC boards of these thicknesses is also convenient for mounting chip components such as the series inductor that is used at the input for impedance matching or for DC blocking capacitors. For applications requiring the lowest noise figures, the use of
PTFE/glass dielectric materials may be warranted to minimize transmission line losses at the amplifier input. A 0.5 inch length of 50 microstripline on FR-4 has approximately 0.3 dB loss at 4 GHz which will add directly to the noise figure of the MGA-86563. Typical Application Circuit A typical implementation of the MGA-86563 as a low noise amplifier is shown in Figure 14. A 50 microstripline with a series DC blocking capacitor, C1, is used to feed RF to the MMIC. The input of the MGA-86563 is already partially matched for noise figure and gain to 50 . The use of a simple input matching circuit, such as a series inductor, will minimize amplifier noise figure. Since the impedance match for NFO (minimum noise figure) is very close to a conjugate power match, a low noise figure can be realized simultaneously with a low input VSWR. DC power is applied to the MMIC through the same pin that is shared with the RF output. A 50 microstripline is used to connect the device to the following stage. A bias decoupling network is used to feed in Vd while simultaneously providing a DC block to the RF signal. The bias
C3 Vd
decoupling network shown in Figure 14, consisting of resistor R1, a short length of high impedance microstripline, and bypass capacitor C3, will provide excellent performance over a wide frequency range. Surface mount chip inductors could be used in place of the high impedance transmission line to act as an RF choke. Consideration should be given to potential resonances and signal radiation when using lumped inductors. For operation at frequencies below approximately 2 GHz, the addition of a simple impedance matching circuit to the output will increase the gain and output power by 0.5 to 1.5 dB. The output matching circuit will not effect the noise figure. A small value resistor placed in series with the Vdd line may be useful to "de-Q" the bias circuit. Typical values of R1 are in the 10 to 100 range. Depending on the value of resistance used, the supply voltage may have to be increased to compensate for voltage drop across R1. The power supply should be capacitively bypassed (C3) to ground to prevent undesirable gain variations and to eliminate unwanted feedback through the bias lines that could cause oscillation.
50 RF INPUT 50
86
RF OUTPUT AND Vd
HIGH Z
Figure 13. RF Layout.
C1 50 50 L1
R1 C2 50 50
Figure 14. Typical Amplifier Circuit.
7
Higher Bias Voltages While the MGA-86563 is designed primarily for use in +5 volt applications, the internal bias regulation circuitry allows it to be operated with any power supply voltage from +5 to +7 volts. The use of +7 volts increases the P1dB by approximately 1 dBm. The effect on noise figure, gain, and VSWR with higher Vd is negligible. For more information call your nearest HP sales office.
MGA-86563 Part Number Ordering Information
Part Number MGA-86563-TR1 MGA-86563-BLK Devices per Container 3000 100 Container 7" reel Antistatic bag
Package Dimensions
Outline 63 (SOT-363/SC-70)
1.30 (0.051) REF.
2.20 (0.087) 2.00 (0.079)
1.35 (0.053) 1.15 (0.045)
0.650 BSC (0.025) 2.20 (0.087) 1.80 (0.071) 0.10 (0.004) 0.00 (0.00) 0.425 (0.017) TYP.
0.30 REF.
1.00 (0.039) 0.80 (0.031) 0.25 (0.010) 0.15 (0.006)
10
0.30 (0.012) 0.10 (0.004)
0.20 (0.008) 0.10 (0.004)
DIMENSIONS ARE IN MILLIMETERS (INCHES)
Device Orientation
REEL TOP VIEW 4 mm END VIEW
CARRIER TAPE USER FEED DIRECTION COVER TAPE
8 mm
86
86
86
86
Tape Dimensions and Product Orientation
For Outline 63
P P0 D P2
E
F W C
D1 t1 (CARRIER TAPE THICKNESS) Tt (COVER TAPE THICKNESS)
8 MAX.
K0
5 MAX.
A0
B0
DESCRIPTION CAVITY LENGTH WIDTH DEPTH PITCH BOTTOM HOLE DIAMETER DIAMETER PITCH POSITION WIDTH THICKNESS WIDTH TAPE THICKNESS CAVITY TO PERFORATION (WIDTH DIRECTION) CAVITY TO PERFORATION (LENGTH DIRECTION)
SYMBOL A0 B0 K0 P D1 D P0 E W t1 C Tt F P2
SIZE (mm) 2.24 0.10 2.34 0.10 1.22 0.10 4.00 0.10 1.00 + 0.25 1.55 0.05 4.00 0.10 1.75 0.10 8.00 0.30 0.255 0.013 5.4 0.10 0.062 0.001 3.50 0.05 2.00 0.05
SIZE (INCHES) 0.088 0.004 0.092 0.004 0.048 0.004 0.157 0.004 0.039 + 0.010 0.061 0.002 0.157 0.004 0.069 0.004 0.315 0.012 0.010 0.0005 0.205 0.004 0.0025 0.00004 0.138 0.002 0.079 0.002
PERFORATION
CARRIER TAPE COVER TAPE DISTANCE
www.semiconductor.agilent.com Data subject to change. Copyright (c) 1999 Agilent Technologies Obsoletes 5965-4746E 5965-9686E (11/99)

▲Up To Search▲

Price & Availability of MGA-86563

	To Download MGA-86563 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .